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When conventional field-effect transistors with short channel length suffer from non-saturated output
characteristics, this work proposed a vertical channel transistor to operate like a solid-state vacuum
tube and exhibit good saturated curves. We utilized deep ultra-violet interference lithography to
produce ordered grid-like metal to control the potential profile in vertical channel. We compared
experimental and simulated characteristics to investigate the keys to achieve saturation. Finally, with
an optimized design, a vertical organic transistor is used to drive a solution-processed white-light
organic light-emitting diode to perform a luminescence control (0–260 cd/m2) with a 3.3-V base
potential swing.VC 2013 AIP Publishing LLC. [http://dx.doi.org/10.1063/1.4802999]
Solution-processed organic transistors have attracted
lots of attentions due to the low-cost and low-temperature
process for the potential applications on flexible electronics
and active-matrix organic light-emitting diode (OLED). The
low mobility of organic semiconductor materials, however,
limits the output current in conventional organic field-effect
transistor (OFET).1 To increase the output current, OFETs
with submicron-meter short channel length were demon-
strated. The accompanying short channel effects, however,
cause non-saturated output characteristics.2–5 For OLED
driving, stable output current from the driving transistor is
required by controlling the gate bias. It is difficult to use
short-channel OFETs with non-saturated output characteris-
tics for OLED driving.
To deliver high current at low operation voltage, several
kinds of organic transistors with vertical short channel were
also developed.6,7 In our previous work, we demonstrated the
best solution-processed vertical-channel organic transistor,
space-charge-limited transistor (SCLT), to deliver 50mA/cm2
(high enough for OLED driving) at 2V with an on/off current
ratio larger than 10 000.8 Such transistor operates like a solid-
state vacuum tube.9 Several previous studies on such transis-
tor reported non-saturated output characteristics.7 Here, we
first investigate the key to obtain saturated output curves of
SCLT. To specifically analyze the geometric effect, we pro-
duce SCLT with ordered channel openings (diameter changes
from 450nm to 300 nm) by using interference lithography.
Without opening accumulation, a very good match between
experimental and simulated (TCAD SILVACO ATLAS soft-
ware) output characteristics can be observed for various geo-
metric designs. Increasing the distance between emitter
electrode and base electrode can effectively turn non-
saturated output characteristics to become saturated output
characteristics. Increasing aspect ratio of the vertical channel
is also critical for suppressing the off-state current. Finally,
we reduce opening diameter into 100-nm by using colloidal
lithography and produce SCLT with highly saturated output
characteristics within a cross voltage as 15V. With a 8-V
total cross voltage, the SCLT is then connected with solution-
processed white-light OLED to perform a luminescence con-
trol (0–260 cd/m2) with a 3.3-V base potential swing.
The schematic diagram of SCLT with ordered channel
openings is shown in Fig. 1(a). Using poly(3-hexylthio-
phene) (P3HT) as the p-type channel material, holes are
injected from emitter electrode into P3HT and flow through
FIG. 1. (a) The schematic diagram of SCLT with ordered channel openings.
(b) The AFM image of the well-ordered porous structure of the substrate af-
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vertical channel to arrive collector electrode. Porous base
electrode is used to control the potential profile inside the
openings and hence control the on and off states of the verti-
cal channel.9 Diameter of the openings significantly influen-
ces the base control over the vertical channel. In our
previous work, colloidal lithography with polystyrene (PS)
spheres is used to produce the channel openings. The
accumulation of PS spheres causes variation of opening
diameter.10 Here, to perform an exact analysis with a well-
controlled opening diameter, ordered channel openings are
fabricated by using interference lithography. No accumula-
tion of the opening can be observed.
The fabrication process is briefly introduced below
while the detailed description is provided in supplementary
material.11 We first prepared a glass substrate with patterned
indium tin oxide (ITO) as the collector (C). Then, we spun
cross-linkable poly(4-vinyl phenol) (PVP) with the thickness
ranged from 200 to 500 nm as the organic insulator. After
that, a 40-nm-thick aluminum (Al) as the base (B) was de-
posited onto PVP by thermal evaporation. A Zr-based sol-gel
negative tone resist was spun onto Al with a soft baking at
100 C for 1min. Then, ZrO2 porous structure was formed
by using interference lithography with a deep-ultraviolet
(DUV, wavelength 193 nm) light source. Details of the Zr
sol-gel preparation and the DUV interference irradiation
were addressed in Ref. 12 and in supplementary material.11
The interest of this home-made photoresist is to fulfill the
requirements in terms of resolution, adhesion in the Al layer,
and resistance to etching. With a fixed pitch as 600 nm, the
diameter of hole was changed from 450 nm to 300 nm. The
Al inside hole region was etched by standard wet etchant,
and a porous grid-like Al metal sheet was formed. Then, we
used oxygen plasma to etch through the PVP layer to fabri-
cate the vertical cylindrical hole. An Al2O3 thin film was
formed on the surface of grid-like Al after the oxygen plasma
treatment. ZrO2 above Al was also removed by oxygen
plasma. Figure 1(b) shows the atomic force microscope
(AFM) image of the well-ordered porous structure of the
substrate after aluminum wet etching. Figure 1(c) shows the
scanning electron microscope (SEM) image of the substrate
after oxygen plasma etching, ordered vertical cylindrical
holes are observed. After the vertical channel was formed,
we immersed the samples into octadecyltrichlorosilane
(OTS-18) for 2 h to form self-assemble monolayer (SAM) on
the substrate.8 Then, P3HT as active layer was coated on the
template by blade-coating as in our previous works.8 The
SAM treatment enhances the pore-filling and the inter-chain
order of P3HT. Finally, the emitter (E) electrode (bilayer of
MoO3 as 10 nm and Al as 100 nm) was deposited by thermal
evaporation to finish the transistor with an active region
as 1mm2.
The influence of geometric design on the saturation
behavior is first investigated. We produce SCLT with 4 dif-
ferent geometric designs. The experimental output character-
istics of these 4 SCLTs are shown in upper part of Figs.
2(a)–2(d), respectively. The corresponding simulated output
characteristics are shown in lower part of Figs. 2(a)–2(d),
respectively. Commercial TCAD SILVACO ATLAS software is
used with parameters given in Ref. 13. For simulated results,
we want to focus on observing the output current behavior
and to ignore the discrepancy of the current amount in differ-
ent cases. Hence, simulated output characteristics were
normalized to the highest current value. In case 1, opening
(pore) diameter (D) is 450 nm, PVP thickness (LPVP) is
200 nm, and P3HT thickness (i.e., the vertical channel
length, L) is equal to the pore diameter as 450 nm. Both ex-
perimental and simulated results show poor non-saturated
curves. Then, in case 2, we increase P3HT thickness to be
750 nm and keep pore diameter as 450 nm and PVP thickness
as 200 nm. Slightly saturated output characteristics can be
obtained in Fig. 2(b). To improve the leakage current in the
off state, which will be addressed more in the following sec-
tion, we reduce pore diameter to be 300 nm in case 3
(PVP¼ 200 nm, P3HT¼ 750 nm). Slightly saturated curves
are observed in Fig. 2(c). Finally, with 300-nm pore diame-
ter, we increase PVP thickness to be 500 nm and P3HT thick-
ness to be 1800 nm in case 4. A very good saturated output
curves are achieved in both experimental and simulated
results (Fig. 2(d)). The reason to design LPVP as 500 nm
instead of 200 nm in case 4 is because of the leakage control.
FIG. 2. The output characteristics of the (a) case 1, (b) case 2, (c) case 3, and (d) case 4. Experimental and simulated curves are shown in upper part and lower
part, respectively. The parameters used in TCAD simulator are given in Ref. 13.
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According to simulated results (not shown), when using
LPVP as 200 nm, well saturated output curves in case 4 can
still be obtained. However, simulated leakage current
becomes two orders higher than that of case 4 with 500 nm
LPVP. This result indicates that large L/LPVP ratio leads to
poor base control. Hence, in our experiment, L/LPVP is con-
trolled to be smaller than 4. The influence of geometric
design on saturation characteristics can be further investi-
gated by observing the two-dimensional potential profile in
the vertical channel. The potential distributions from emitter
to collector across the central vertical channel of case 1 and
case 4 are compared in Figs. 3(a) and 3(b), respectively.
Detailed comparisons of 4 cases are in supplementary mate-
rial.11 SCLT is operated in ON state while VBE is 1.2V and
VCE changes from 0.5V to 5V. In case 1, potential is
almost linearly distributed from emitter to collector, indicat-
ing an almost uniform electric field in the whole vertical
channel. Such a channel potential distribution is similar to
the “linear-mode operation” in field-effect transistor.
Changing VCE from 0.5V to 5V increases the vertical
field and increases vertical channel current; no saturation
region can be obtained. In case 4, when VCE changes from
1.5V to 5V, the increased voltage drop appears close to
collector electrode, and the potential distribution from emit-
ter to base is almost non-altered. This potential distribution
is similar to the “saturation-mode” operation in field-effect
transistor. The potential profile between emitter and base is
controlled mostly by VBE and is almost independent of VCE.
A saturated behavior can thus be achieved. The obvious dif-
ference between Fig. 3(a) and Fig. 3(b) reveals the fact that
the potential near base electrode is strongly dependent on
geometric design of the vertical channel. We have reported
that the operation principle of SCLT is a solid-state vacuum
tube.9 In a vacuum tube, the potential profile near grid metal
can be represented by a linear combination of grid and col-
lector voltages as kVGEþVCE, where factor k depends on
geometric design. Here in this work, when the potential near
base electrode is roughly represented by kVBEþVCE, k is
increased from case 1 to case 4.
The geometric design in the 4 cases also significantly
influences the off state of SCLT. The experimental on-state
current, off-state current, and the on/off current ratio of the 4
cases are plotted in Fig. 4(a). Changing geometric design
from case 1 to case 4 effectively reduces off-state current
from 1mA/cm2 to 104mA/cm2. Similar trend can be
observed in simulated results as shown in supplementary ma-
terial.11 The two-dimensional potential profiles in the verti-
cal channel of the 4 cases biased in off state are compared in
Fig. 4(b). VCE is 1.5V and VBE is 1.2V. Off state current
is determined by the peak potential in vertical channel.
Comparing case 1 and case 2, peak potentials are almost
identical and are close to 0.49V, indicating that these two
cases both exhibit high off-state current. When reducing
FIG. 3. The potential distributions from emitter to collector across the cen-
tral vertical channel of (a) case 1 and (b) case 4. The parameters used in
TCAD simulator are given in Ref. 13. Detailed comparisons of 4 cases are
in supplementary material.11
FIG. 4. (a) The experimental on-state current, off-state current, and the on/
off current ratio of the 4 cases. (b) The simulated two-dimensional potential
profiles in the vertical channel of the 4 cases biased in off state.
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pore diameter in case 3, the peak potential increases to be
0.67V, representing the reduction of off-state current. In
case 4, the PVP thickness is increased (i.e., the aspect ratio
of the vertical cylinder is increased), and the P3HT thickness
increases to be 1800 nm. The peak potential increases to
be 0.95V. The simulated off-state current is 4.4 109
mA/cm2. Experimental off-state current is 2.6 104
mA/cm2 and is dominated by parasitic leakage path through
PVP layer.
It is briefly summarized that, in SCLT, both saturation
characteristics and on/off current ratio are significantly influ-
enced by geometric design. Increasing distance between
emitter and base improves the saturation phenomenon in out-
put curves. Creating high aspect ratio in the vertical nanome-
ter cylinder (i.e., reducing pore diameter and increasing the
thickness of PVP and the vertical channel length) is impor-
tant for suppressing the off-state current to obtain a high on/
off current ratio. It is noted, however, increasing the vertical
channel length also leads to a decrease of the output current.
Hence, there should be a compromised geometric design.
Due to the limitation of current set-up of interference lithog-
raphy, the minimum pore diameter for ordered structure is
300 nm in this study. For SCLT with ordered channel open-
ings (with opening diameter as 300 nm), well saturated out-
put curves and a high on/off current ratio as 3600 can be
achieved (data provided in supplementary material11).
Finally, utilizing the principles obtained above, we fab-
ricate SCLT for OLED driving. From case 1 to case 4, satu-
rated output curves and low off-state current can be
obtained when increasing the ratio between channel length
(L) over the diameter of the vertical channel (D). In case 4,
we increase the channel length to be 1800 nm with the hole
diameter as 300 nm, L/D reaches 6. The increase of channel
length, however, degrades the amount of the output current
at a fixed bias voltage. The output current of case 4 is
1.3mA/cm2 at VCE¼2.5 V. Such an output current is not
enough to drive OLED. To increase the output current while
remaining good saturation behavior and low leakage cur-
rent, we use colloidal lithography method to scale down the
diameter of the hole (i.e., the diameter of the PS sphere) as
100 nm. To keep L/D as high as 6, the transistor exhibits L
as 600 nm as follows. Detailed process steps are given
in supplementary material.11 With PVP¼ 300 nm and
P3HT¼ 600 nm, very well saturated output curves of SCLT
within VCE¼ 15V is obtained as shown in Fig. 5(a). Output
current as 31mA/cm2 can be obtained at VCE¼15V and
VBE¼0.9 V. Transfer characteristics with on/off current
ratio as 9400 are also shown in Fig. 5(b). The output resist-
ance Ro can be extracted by the inverse of the slope of the
output curves in Fig. 5(a). We define the output resistance in
linear region as Rol and in saturation region as Ros.
Extracted Rol and Ros for 1 cm
2 active region are 60X and
2340X, respectively. For active region as 1mm2 in this
work, Ros are 234 kX. Then, SCLT (with 1mm
2 active
region) is connected with solution-processed OLED with
4mm2 active region. We use white light OLED, and the
detailed process condition is given in supplementary mate-
rial.11 As shown in Fig. 5(c), with a total cross voltage as
8V, luminescence of OLED can be well controlled by
SCLT base voltage. When VBE changes from 2.7V to
0.6 V, luminescence changes 0 cd/m2 to 260 cd/m2, suffi-
cient for general display application.
In conclusion, we fabricate a vertical channel polymer
transistor, SCLT, with well-saturated output characteristics.
The saturated behavior enables SCLT to be practically
applied for OLED driving. The saturation behavior is
obtained by suitably controlling the geometric design of the
vertical channel. Increasing distance between emitter to
base can change non-saturated curves into saturated curves.
High aspect ratio in vertical channel also greatly suppresses
the channel leakage current. In this work, we particularly
utilize DUV interference lithography to fabricate SCLTs
with well-ordered nanometer pore structure in the base elec-
trode. Without leakage current due to the pore accumula-
tion, we obtain a very good match between experimental
results and simulated results to verify the operation princi-
ples in SCLT. Finally, an optimized solution-processed
FIG. 5. (a) The output characteristic and (b) transfer characteristic of the
optimized SCLT. (c) The luminance of solution-processed white-light
OLED as a function of base bias of SCLT. SCLT is connected to W-OLED
by wire.
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SCLT demonstrates a 15V voltage endurance, a saturated
output curves with a high output resistance as 234 kX, a
high-enough output current as 31mA/cm2, and a high
enough on/off current ratio as 9400. The optimized SCLT is
then connected with solution-processed white-light OLED
to control luminescence (0–260 cd/m2) with a 3.3-V voltage
swing in VBE.
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